搜索结果: 1-2 共查到“电子科学与技术 Delay”相关记录2条 . 查询时间(0.065 秒)
Hybrid Prefix Adder Architecture for Minimizing the Power Delay Product
Parallel Prefix Adder (PPA) Dot operator Semi-Dot operator
2010/2/2
Parallel Prefix addition is a technique for improving
the speed of binary addition. Due to continuing integrating intensity
and the growing needs of portable devices, low-power and highperformance
...
Critical Path Delay and Net Delay Reduced Tree Structure for Combinational Logic Circuits
Synthesis Delay optimization Binary logic tree Logic depth
2010/2/2
In this paper, a technique for synthesizing binary tree
structure of a non-regenerative logic circuit functionality is proposed,
that achieves delay optimization by reducing the logic depth. It also...