搜索结果: 1-4 共查到“密码学 hardware design”相关记录4条 . 查询时间(0.091 秒)
An Efficient Hardware design and Implementation of Advanced Encryption Standard (AES) Algorithm
Advanced Encryption Standard (AES) Rinjdael Cryptography
2016/12/10
We propose an efficient hardware architecture design & implementation of Advanced Encryption Standard (AES). The AES algorithm defined by the National Institute of Standard and Technology (NIST) of Un...
Efficient Hardware Design for Computing Pairings Using Few FPGA In-built DSPs
Pairing based Cryptography FPGA Modular integer polynomial Multiplication
2016/1/4
This paper is devoted to the design of a 258-bit multiplier for computing pairings over Barreto-Naehrig (BN) curves at 128-bit security level. The proposed design is optimized for Xilinx field p...
FOX Algorithm Implementation: a hardware design approach
FOX Algorithm Implementation hardware design approach
2009/2/9
Encryption algorithms are becoming
more necessary to ensure data is securely transmitted
over insecure communication channels. FOX is
a recently developed algorithm and its structure is
based on t...
FOX Algorithm Implementation：a hardware design approach
FOX Algorithm Implementation hardware design approach
2009/2/8
Encryption algorithms are becoming
more necessary to ensure data is securely transmitted
over insecure communication channels. FOX is
a recently developed algorithm and its structure is
based on t...